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investigation was conducted for the National
Aeronautics and Space Administration, George
C. Marshall Space Flight Center, Huntsville,
Alabama. The Contracting Officer's Technical
Representative was Mr. F. Villella.
The short-term objective of this preliminary
study of transisters, diodes, and FETS is to
evaluate the reliabilit y of these discrete
Idevices, from different manufacturers, when
subjected to power and temperature step
I
stress tests.
I The long-term objective is to gain more
knowledge of accelerated stress testing for
use in future testing of discrete devices, as
Iwell as to determine which type of stress
should be applied to a particular device or
Idesign.
I
This report is divided as follows: descrip-
tion of tests, figures, tables, and appendix.
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	 1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract
I NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
I applied to a variety of semiconductor devices.
This report covers the switching diode JANTX1N5618
I	 manufactured by SEMTECH and MICRO SEMICONDUCTOR.
I
A total of 48 samples from each manufacturer were
submitted to the process outlined in Table 1. In
I addition, two control sample units were maintained
for verification of the electrical parametric
testing.
I
	2.0	 TEST REQUIREMENTS
I
	2.1	 Electrical
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
I prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
High-Speed Computer-Controlled Tester. Additional
I bench testing was also required on the devices.
I
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to
I
power all the test devices during the power/temper-
ature stress conditions. The voltage was set by VF
I and the current was varied in order to comply with
the specified power rating for the device. At
least one of the devices was subjected to maximum
rated power (MRP). All remaining devices were
111:x'1► 	 JANTX1N5618
I
subjected to no less than 90% of MRP. See Figure 1
I
for load resistance values and voltages.
I	 2.3
	 Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
were stressed in 500-hour steps at 50, 100, 125,
150 and 175 percent of maximum rated power (MRP)
for 2500 hours or until 50% or more of the devices
in a sample lot failed.* Electrical measurements
were performed on all specified electrical
parameters after each power step. See Ta-
ble 1.	 (*See Notes at end of text.)
	
2.4	 Group II - Temperature Stress I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
Group II was subjected to 1600 hours of stress at
maximum rated power in increments of 160 hours.
The temperature was increased in steps of 250C,
commencing at 75 0C and terminating at 300 0C or
I until 50% or more of the devices failed.* Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
See Table 1.
1
	 2.5
	
Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were
I
submitted to the Temperature Stress II Process.
Group III was subjected to 112 hours of stress at
I maximum rated power in increments of 16 hours. The
temperature was increased in steps of ^50C,
commencing at 150 0C and terminating at 300 0C or
Iuntil 50% or more of the devices in a sample lot
111:^^	 JANTXIN5618
I
failed.* Electrical measurements were performed
on all specified electrical parameters after each
temperature step. See Table 1.
I	 3.0
	
DISCUSSION OF TEST RESULTS
	
l3.1	 Group I - Power Stress
3.1.1	 Semtech.	 The Semtech sample lot completed	 the
entire
	
2500 hours of	 Group I	 Testing	 with ro
catastrophic failures.	 Typical characteristics o-"
this sample lot's performance were:
1)	 The mean value for I changed
105.6nA from an initial mean of 43.90nA to
a final mean of 149.5nA.
I2)	 The mean value for VF changed 18.00mV
from an initial mean of	 1.096V to a
	
final
mean of 1.114V.
The	 control units	 for	 this sample	 lot remained
constant throughout the entire Group I Testing.
3.1.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed 2150 hours of Group I Testing
before being stopped because of a failure rate
Iexceeding 50% of the lot. The first failure
occurred 500 hours into the 125% MRP step. Serial
number 6339 failed due t- excessive I R leakage.
The next failures occurred 10 hours into the 150%
MRP step. Serial numbers 6344 and 6347 failed due
to excessive I  leakage. The next failure occurred
50 hours into the 150% MRP step. Serial num-
I her 6336 failed due to excessive I  leakage. The
next failures occurred 150 hours into the 150% MRP
step. Serial numbers 6341 and 6342 failed due to
JANTX1N5618
I
excessive I  leakage. The last failures occurred
150 hours into the 175% MRP step. Serial
numbers 6333, 6337, 6338 and 6348 were all visual
catastrophic failures. (See Note B on Table 8).
Typical characteristics of this sample lot's
performance were:
1) The mean value for I  changed
70.33nA from an initial mean of 33.27nA to
a final mean of 103.6nA.
2) The mean value for VF changed 26 IOmV
I
from an initial mean of 1.067V to a 17ival
mean of 1.093V.
	
I	
The control units for this sample lot remained
constant throughout the entire Group I Testing.
	
I 3.1.3	 Statistical Summary - Group I. Table 4 outlines
the results of Group I - Power Stress Process for
I
each of the electrical parameters and all
measurement points for both Semtech and Micro
I
Semiconductor.
	
E1	
3.2
	
Group II - Temperature Stress I
	
3.2.1	 Semtech. The Semtech sample lot completed the
I entire 1600 hours of Group II Testing with one
catastrophic failure. The failure occurred 160
I
hours into the 300 0-C temperature step. Serial
number 6316 was a visual catastrophic failure.
(See Note C on Table 8). At this point, serial
number 6286 was removed as a visual reject due to
handling. Typical characteristics of this sample
lot's performance were:
1) The mean value for I  changed
16•',.4nA from an initial mean of 61.79nA to
111:^^	 JANTXlNS618
I
a final mean of 2"?6.2nA.
I
2) The mean value for VF changed
9.000mV from an initial mean of 1.085V to
1	 a final mean of 1.094V.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
I
3.2.2	 Micro Semiconductor. The Micro Semiconductor
I sample lot completed a total of 800 hours of Group
II Testing before the lot was stopped because 50%
I
of the devices failed. The lot continued
processing another 160 hours and had four more
I catastrophic failures. The first failures occurred
160 hours into the 125 0-C temperature step. Serial
number 6359 was removed as a visual catastrophic
Ifailure. (See Note B on Table 8). Serial
numbers 6363 and 6364 failed due to excessive IR
Ileakage. The next failures occurred 160 hours into
the 150 0-C temperature step. Serial number 6353
failed due to excessive I R leakage. Serial
number 6362 was removed as a visual catastrophic
I failure. (See Note B on Table 8). The next
failuures occurred 150 hours into the 1750-C
temperature step. Serial numbers 6352 and 6361
Iwere removed as visual catastrophic failures. (See
Note B on Table 8). The last failures occurred 160
hours into the 400 0-C temperature step. Serial
numbers 6355, 6357, 6358 and 6360 were removed as
visual catastrophic failures. Typical characteris-
tics of this sample lot's performance were: 
I	 1) The mean value for I R changed
293.6nA from an initial mean of 20.74nA to
a final mean of 314.3nA.
2) The mean value for VF changed 17.00mV
I
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i
from an initial mean of 1.081V to a final
mean of 1.098V.
The control units f-r this sample lot remained
i constant throughout the entire Group II Testing.
3.2.3 Statistical Summary - Group II. Table 5 of this
report outlines the results of Group II -
Temperature Stress I Testing, for each of the
I
electrical parameters and all of the measurement
points pertaining to both Semtech and Micro
Semiconductor.
3.3	 Group III - Temperature Stress II
3.3.1 Semtech. The Semtech sample lot completed the
entire 112 hours of Group III Testing with no
catastrnFhlc failures. Typical characteristics of
this sample lot's performance were:
1) The mean value for I  changed 33.01nA
from an initial mean of 77.19nA to a final
mean of 11.0.2nA.
I 2) The mean value for VF changed 13.00m;7
from an initial mean of 1.112V to a final
mean of 1.125V.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
I
3.3.2	 Micro Semiconductor. The Micro Semiconductor
I
sample lot completed the entire 112-hour Group III
Testing with a total of seven catastrophic
I	 failures. The first failure occurred 16 hours into
the 275 oC-te;nperature step. Serial numbers 6332,
1	 6365, anti 6369 failed due to excessive I 	 leakage.
The last failures occurred 16 hours into the
6
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1	 300oC-temperature st( n. Serial numbers 6367, 6372,
I 6376 and 6378 failed cue to excessive I  leakage.
Serial number 6373 was missing f:om the testing at
16 hours into the 150 0C-temperature step. Typical
characteristics of this sample lot's performance
were:
I
1) The mean value for I R changed
202.3uA from an initial mean of 17.52nA to
a final mean of 202.3UA.
2) The mean value for VF changed
4.000mV from an initial mean of 1.065V to
a final mean of 1.069V.
The control units for this sample lot re-ained
I constant throughout the entire Group III Te.'..'g.
3. 3.3 Statistical Summary - Group III. Table 6 outlines
the results of Group III - Temperature Stress II
Testing, for each of the electrical parameters and
all of the measurement points for both Semtech and
Micro Semiconductor.
4.0
	
FINAL DATA SUMMARY
Table 7 statistically summarizes the change in the
mean value from the zerc:-hour data to the final
data. The graphs of Figures 2 and 4 plot the
cumulative percent failures versus the temperature
I
stress level for Group II - Temperature Stress I,
and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step: for Group II
(160 hours) and Group III (16 hours) v--rsus the
temperatures T 1 and T 2 calculated from Figures 2
I and 4. Tables 9 and 9 summarize the failures
encountered for all three stress groups. The
failures are separated into two categories:
7
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I
catastrophic failure!: in Fable 8 and parametric
I
failures in Table 9. The data from Table 8 were
used as a source for the graphs in Figures 2
and 4. Figures 2 and 4 were used as a source for
the graphs in Fig. 3 b 5, respectively. Junction
temperature is plotted on an inverse hyperbolic
I scale.
I	 5.0	 CONCLUSIONS
In each of the three tests groups, the Semtech
diodes proved to be sturdier than those of Micro
Semiconductor. The Semtech sample lcAs success-
fully completed all three testings with only one
catastrophic failure. The Micro Semiconductor
Group I and II lots were stopped and the Group III
lot had several failures. Since the Semtech sample
lots performed so well, only the Micro Semiconduc-
tor lots were submitted to failure analysis. One
major failure mode was the connecting metal
I
melting causing the external lead to open. The
analyzed dice were still within acceptable test
I limits, but their reliability has been impaired by
cracked glass. The other failure mode was
excessive I  leakage. Failure analysis revealed
I that the die and its glass were fractured due to
the high junction temperatures reached in the
I testing.
A graph showing the cumulative failure distribu-
tion for Groups II and III was drawn for the Micro
I
Semiconductor sample lot (Figures 4 and 5).
However, since there were no non-visual cata-
strophic failures for the Siemens -ample lot, no
prints could be plotted (Figures 2 and 3). Figures
8
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i
4 and 5 display the data used to calculate an
I
activation energy of .74eV for Micro Semiconductor.
i A broken circle around a marked point on the graph
indicates a freak failure not calculated as part
of the regression line. A solid circle around a
imarked point indicates an isolated main failure
point. The regression line was calculated using
the least squares method.
I
Because of visual defects caused by the extreme
heat of the stress tests, serial numbers 6332,
i	 6353, 6365 and 6369 were not calculated as part of
the regression line.
IThe activation energy was calculated from the
formula:
i
i	 8.63	 X	 10 -5
 eV / oK
t l 	 1	 1E _ .fn t2	 ( T 1 +273 )	 C T2+273	 eVi	 \
j	 Where:	 ti
I
=	 step	 of	 Group	 II -	 Temp Stress
	
1 -160	 hrs.
t2 =	 step	 of	 Group	 III -	 Temp Stress II	 =	 16	 hrs.
IT1 =	 temperature	 in 0  of	 16% failure for	 Group	 11.
I
T 2
I<
I
I
=	 temperature
	
in 0  of	 16% failure fur	 Group	 III.
i
I
IIC^\
I	 NOTE:
I	 * Conditions for failure:
I
A)	 Open or short
B) Leakage exceeds the ma)
C) Other parameters exceec
I
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TA ' !jE 1
TEST FL ', W DIAGRAM
I	 INITIAL
ELECTRICAL
I	 TESTS
Per Table 2
(2)*	 OW	 (16) : 	 OW
Temperature Step	 Temperature Step
Non-Operating
	 Power Stress
	 Stress I	 Stress II
I
Control Group	 TA = 25°C
	 100 Percent MRP	 100 Percent MRP
Note 3	 Note 4
I	 0.50 MRP
	
500 Hours	
^T 
A = 75°C	 T A = 150°C
I
Note 1	 t = 160 Hours	 t = 16 Hours
I50.0Hours
	
TA = 100°C	 TA = 175°C
Note 1	 t = 160 Hours	 t = 16 Hours
^ p	 1.25 MRP	 TA = 125°C
	
TA = 200°C
500 Hours
Note 2	 t = 160 Hours	
t = 16 Hours
1.5 MRP
	
500 Hours
	 25°C Steps	 25°C Steps
Note 2
	
1.75 MRP	 TA = 300°C
	
TA = 300°C
500 Hours
t = 160 Hours	 t = 16 Hours
I	
Note 2
-Quantity per manufacturer (Semtech and Micro Semiconductor)
I.	
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
I
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
I	 '
I	 '
I
16	 J
i
/Phil	 JANT
TAB ,E 2
PARAMETERS ANT` TEST CONDITIONS
PARAMETER CONDITIONS
SPEC.	 LIMIT CAT.	 LIMIT
UNITSMIN MAX MIN M..X
IR v  = 600V - .5 - 50 VA
VF IF = 3.OA (Pulsed) 0.8 1.3 0.4 1.95 V(PK)
NOTES:
1/ In addition, any open or short shall be considered catastrophic
I
VF = 1V
I F Percent PD
0.6 A 50
1.2A 100
1.5A 125
1.8A 150
2.1A 175
. Ii1:,►1	 JANTXIN5618
I
NOTEI	 FOR TABLES
4 THROUGH 7
I
The minimum/maximum initial and finalI data generally have an absolute accuracy
of +1% of the reading and + one digit
I	 except for readings greater than 9.99mA
L'
which have an absolute accuracy of +2%
j `	of the reading and + one digit. The data
I	 also have a resolution for four digits.
I	 The standard deviations, means, deltameans, and average means are, therefore,
valid indicators of trends over time andI temperature, excepting the minor
statistical computer error of supplyingI a constant number of significant digits.
i
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FAILURE ANALYSIS
Date	 29 December 1978
J/N	 2CN242-25A	 P/N	 1N5618	 KFR MICRO SEMICONDUCTOR
I End Point: End Points:
50uA Max. 0.4-1.95 V
PIV I 	 @ VF @ INITIAL INITIAL
S/N -volts- REJ. AT TEST REJ. FOR:
600 V.dc 3.0 A	 do SEQUENCE NO.:
6338 1000 (D) < 100 nA Can't measure 49 (175% MRP Lead off1
2150 Hrs.)
(6347 R = 4.5x10 `` > 50uA Can't measure 33 (150% MRP IR
1525 Hrs.)
16348 950 < 100 nA Can't measure 49 (175% MRP Lead off
2150 Hrs.)
I
VISUAL INSPECTION
S/N 6338 - lead off, cracked glass. 	 S/N 6347 - cracked glass	 (fell apart).	 S/N 6348 - lead	 .
Ioff.	 (See Figures A-1 and A-2.)
CONCLUSIONS
I SM 
6338 and 6348 Micro Semiconductor diodes failed their power step stress test due to
metal melting which caused an external lead to open.	 S/N 6347 failed when its die and glass
were fractured due to the high junction temperatures reached in the testing.	 Although
S/N 6338 has not failed	 its electrical parameters,	 its reliability would be impaired by the
cracked glass, even if the external lead
I
I
had not fallen off.
I
* h FE trace present. Cannot meet stated test conditions.	 (Leaky)
**h
 FE trace very leaky.
I
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
JANTX1N5618
ORIGINAL PAGE IS
OF POOR QUALITY
FTGIIRF. A-1
S/N 6338, Micro Semiconductor Diode, 10X.
Typical missing external lead and
cracked glass after power step stress test.
FTC.URF A-2
S/N 6347, Micro Semiconductor, 10X.
Destruction of diode due to cracked glass.
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I^r 	FAILURE ANALYSIS
Date	 29 December 1978
J/N	 2CN242- 25B 	 PAN 1N5618	 MFR MICRO SEMICONDUCTOR
End Point: End Points:
50PA Max. 0.4-1.95 V
PIV
I 
	 @ VF @ INITIAL INITIAL
SIN -volts- REJ. AT TEST REJ. FOR:I 600 V. dc 3.0	 do SEQUENCE NO.:
i6352 >	 1100 < 100 nA Can't measure 11	 (1750 C Lead off
•	 800 Hrs.)
16359 980 < 100 nA Can't measure 07 (1250C Lead off
480 Hrs.)
16361 >	 1100 < 100 nA Can't measure 11	 (175oC Lead off
800 Hrs.)
-G
VISUAL INSPECTION
All three Micro Semiconductor samples have lost one external lead.	 In addition, S/N 6359
and 6361 have cracked glass (see Figures B-1 and B-2).
CONCLUSIONS
These Micro Semiconductor diodes failed the temperature step stress test when their
external lead connecting metal melted. 	 The semiconductor dice are still within
acceptable test limits, but their
I
reliability has been impaired by the cracked glass.
*-FE trace present. Cannot meet stated test conditions.	 (Leaky)
**"FE trace very leaky.
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
ID=drift H =hysteresis Inv=inversion R=resistive S=soft Uns=unstable
l	 3Q
Irk JANTXIN5618
FIGURE. R-1
S/N 6352, Ty pical Missing External Lead
on Micro Semiconductor Diode, 9X.
F1CURF B-2
S/N 6738, Typical Cricked Glass on Micro
Semiconductor Diode After T: mperature
Step Stress Test, 14X.
;I
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